

Experiment No 1

Design of Ripple Carry Adders

Aim: To design a 4-bit ripple carry adder.

Objective: To understand the operation of ripple carry adder, specify the hardware for the adder.

Pre-requisites:


1. Binary Arithmetic
2. 1-bit Full Adder

References:

1. Chaffin, Zvonov, "Computer Organization", 2nd Edition, McGraw-Hill.
2. John, "Computer Architecture Organization", 2nd Edition.
3. Wolf, "Computer Organization and Architecture: Designing for Performance", 2nd Edition, Addison-Wesley.

Theory:

The block diagram of 4-bit ripple carry adder is shown in the figure below.



The following ripple carry adder is shown in the figure below. Here, the ripple carry adder is used to add two 4-bit numbers. Since each full adder uses two 1-bit full adders, the previous full adder. This gives a total of 8 1-bit full adders. The carry-out of the previous full adder requires three full adders to propagate. In a 4-bit ripple carry adder, there are 32 full adders, so the total propagation delay is $32 * 2(\text{propagation}) + 3(\text{carry}) = 67$ gate delays.

The corresponding Boolean expressions for the 4-bit ripple carry adder are as follows:

$$S_i = A_i \oplus B_i$$

$$\text{carry} = AB$$

in the full carry chain, the carry is a 1-bit ripple carry adder with inputs A, B and carry-in c_{in}

$$S_{out} = ABC + ABC + ABC + ABC$$

$$\text{Carry} = ABC + ABC + ABC + ABC$$

the carry chain can be implemented by using a chain of full carry adders. The carry-in to the first full carry adder is the carry-in to the chain. The carry-out of the last full carry adder is the carry-out of the chain.

$$S_{out} = ABC + ABC + ABC + ABC$$

$$= (AB + AB)C + (AB + AB)C$$

$$= (A \oplus B)C + (A \oplus B)C$$

$$= A \oplus B \oplus C$$

$$\text{Carry} = ABC + ABC + ABC + ABC$$

$$= AB + (AB + AB)C$$

$$= AB + (A \oplus B)C$$

Conclusions:

Post Lab Assignments:

- How many gates are in a 32-bit ripple carry adder?
- How many gates are in a 32-bit carry propagate ripple carry adder?
- How many gates are in a 32-bit carry look-ahead ripple carry adder?

Experiment No 2

Design of Carry Look Ahead Adders

Aim: To design a 4-bit carry look ahead adder.

Objective: To understand the operation of Carry look ahead adder, its propagation delay and its comparison with ripple carry adder.

Pre-requisites:


1. Binary Arithmetic
2. Carry Look Ahead Adder

References:

1. C. K. Rajaram, "Computer Organization and Design", 2nd Edition, McGraw-Hill.
2. John P. Hayes, "Computer Architecture and Design", 2nd Edition.
3. M. M. M. M., "Computer Organization and Design: A Systems Approach", 2nd Edition, Morgan Kaufmann.

Theory:

In this experiment, we will design a 4-bit carry look ahead adder. In this adder, the carry propagation delay is reduced by using carry look ahead logic. In this logic, the carry propagation delay is reduced by using carry look ahead logic. The carry propagator's propagation delay is reduced by using carry look ahead logic. The carry generator's propagation delay is reduced by using carry look ahead logic. The block diagram of 4-bit carry look ahead adder is shown below.



The number of gates used in the carry propagation delay is reduced by using carry look ahead logic. The carry propagation delay is reduced by using carry look ahead logic. The carry generator's propagation delay is reduced by using carry look ahead logic. The block diagram of 4-bit carry look ahead adder is shown below.

cons: $2 \times 4 = 8$ bits. So, here we require 8 bits in the parallel form, here output is C_5 and $2 \times 4 = 8$ bits for C_1 to C_5 . For n-bit parallel form, here we need $2n$ bits of proper grouping.

Design Issues :

Here corresponding Boolean expressions are given here to construct the 100 bit form. In the circuit 100 bits are received in the form of 50 pairs of bits. The circuit proper is $()$ and the form $()$,

$$P_1 = A_1 \oplus B_1$$

$$G_1 = A_1 \cdot B_1$$

Here output is in the form of expressions

$$C_{1+r} = P_1 \oplus C_1$$

$$C_{1+r} = G_1 \oplus (P_1 \cdot C_1)$$

In the following circuit we have received the new way of the Boolean function on the output of the circuit in the form of the circuit. The following are the previous equations:

$$C_r = G \oplus P \cdot C$$

$$C_2 = G_r \oplus P_r \cdot C_r = G_r \oplus P_r \cdot (G \oplus P \cdot C)$$

$$C = G_2 \oplus P_2 \cdot C_2 = G_2 \oplus P_2 \cdot (G_r \oplus P_r \cdot (G \oplus P \cdot C))$$

$$C_4 = G \oplus P \cdot C = G \oplus P \cdot (G_2 \oplus P_2 \cdot (G_r \oplus P_r \cdot (G \oplus P \cdot C)))$$

Conclusions.

Post Lab Assignments:

- How many bits are in an n-bit circuit 100 bit form?
- How many bits are in the circuit 100 bit form or the parallel circuit form?
- Draw the 4-bit carry propagate circuit for 4-bit carry propagate circuit?

Experiment No

Unsigned binary multiplication

Objective: To understand the binary multiplication.

Pre-requisites:

1. Binary Arithmetic
2. Application of Binary

References:

1. C. H. R. Z. "Computer Organization", F. E. Z., "Computer Organization", F. E. Z., "Computer Organization", F. E. Z.
2. D. A. "Computer Architecture", F. E. Z.
3. D. A. "Computer Organization and Architecture: Designing for Performance", F. E. Z.

Theory:

Binary multiplication is a process of multiplying two binary numbers. It is performed by multiplying each bit of the multiplier by each bit of the multiplicand, and then adding the results. The result is a binary number that is the product of the two input numbers.


Binary multiplication is performed by multiplying each bit of the multiplier by each bit of the multiplicand, and then adding the results. The result is a binary number that is the product of the two input numbers.

Binary multiplication is performed by multiplying each bit of the multiplier by each bit of the multiplicand, and then adding the results. The result is a binary number that is the product of the two input numbers.

Execution of Example

C	A	Q	M		
0	0000	1101	1011	Initial Values	
0	1011	1101	1011	Add	} First Cycle
0	0101	1110	1011	Shift	
0	0010	1111	1011	Shift	} Second Cycle
0	1101	1111	1011	Add	
0	0110	1111	1011	Shift	} Third Cycle
1	0001	1111	1011	Add	
0	1000	1111	1011	Shift	} Fourth Cycle

Flowchart for Signed Binary Multiplication



Conclusion:

Post Lab Questions:

1. Show the multiplication of 12 and 4 using Booth's multiplication algorithm.
2. Represent the number 10 in 2's complement.
3. Represent the number 10 in 2's complement.

Experiment No 4

Booth's Algorithm


Aim: To write a program for Booth's algorithm.

- Objective:
- i) To understand the basic working of Booth's algorithm.
 - ii) To understand the implementation of Booth's algorithm.
 - To understand the various steps involved in the algorithm.
 - To understand the various steps involved in the algorithm.
 - To understand the various steps involved in the algorithm.
 - To understand the various steps involved in the algorithm.

- Pre-requisites:
1. Binary Arithmetic
 2. Booth's Algorithm

- References:
1. Charles P. Krueger, "Computer Organization", McGraw-Hill.
 2. "Digital Design", Charles P. Krueger, McGraw-Hill.

Theory: Booth's algorithm is a technique for multiplying two signed binary numbers. It is based on the observation that a sequence of 1's in the multiplier can be replaced by a 1 followed by a 0. For example, the multiplier 1111 (decimal 15) can be replaced by 10001 (decimal 17) minus 10000 (decimal 16). This is because 15 = 17 - 16. The algorithm uses this property to reduce the number of additions and subtractions required. It works by scanning the multiplier from right to left, looking for transitions from 0 to 1 (which require an addition) and from 1 to 0 (which require a subtraction). The partial products are then shifted and added or subtracted to produce the final result.



- Subtract 0 from A , and place the new 0 in A .
- Shift 0 to the right by one position in A (i.e., $0 \leftarrow 0$);

Nonrestoring Division

- Step 1: Do the following:
- Shift 0 to the right by one position in A (i.e., $0 \leftarrow 0$);
 - Subtract 0 from A (i.e., $0 \leftarrow 0$);
- Step 2: Shift 0 to the right by one position in A (i.e., $0 \leftarrow 0$);

Conclusion.

Post Lab Assignment.

- Using the numbers, perform the operations A/B on the 5-bit unsigned numbers $A = 1001$ and $B = 1001$.
- Explain how you perform these operations.

Experiment No 6

AL Design

Aim: To design a 4-bit AL using logic gates.

Objective: To design a 4-bit AL using logic gates.

- References:
1. Chaitin, Zvonimir, "Computer Design", Prentice Hall.
 2. Chaitin, Zvonimir, "Computer Architecture Design", Prentice Hall.
 3. Chaitin, Zvonimir, "Computer Design in Architecture: Designing for Success", Prentice Hall, Englewood Cliffs, NJ.

Theory:

A 4-bit AL is a logic circuit that performs operations on 4-bit numbers. The operations are addition, subtraction, multiplication, division, logical operations (AND, OR, XOR, NAND, NOR, etc.). As a 4-bit AL, it has 4-bit inputs and 4-bit outputs. The operations are:

Design Issues:

The 4-bit AL has 4-bit inputs and 4-bit outputs. The operations are:

- For Control signal $C_n = 0$, the output is A AND B,
- For Control signal $C_n = 1$, the output is A OR B,
- For Control signal $C_n = 1$, the output is A XOR B,
- For Control signal $C_n = 1$, the output is A Add B.

The truth table for 4-bit AL with capabilities (as far as 4-bit) is shown here.

Mode Select				Inputs		Logic	Arithmetic (note 1)
S3	S2	S1	S0	(A = 0)	(B = 0)	(C _n =L)	
				A'	A		
			0	A+B'	A+B		
		0	0	A'B	A+B'		
		0	1	0	0	0	
		1	0	(AB)'	A plus AB'		
		1	1	B'	(A+B) plus AB'		
	0	0	0	A ⊕ B	A plus B plus 1		

			AB'	AB plus \bar{A}
			$A+B$	A plus AB
			$(A \oplus B)'$	A plus B
			B	$(A+B)'$ plus AB
			AB	AB plus \bar{A}
			$A \oplus B$	A plus A (A)
			$A+B'$	$(A+B)$ plus \bar{A}
			$A+B$	$(A+B)'$ plus A
			A	A plus \bar{A}

This is a truth table for a logic circuit.

Conclusions.

Post Lab Assignments:

- Describe the circuit using the logic diagram of the process or registers through the connection bus.
- Design a 4-bit A and B comparators with 4 outputs.

Algorithm .

1. Enter the number of blocks n or $n =$
2. Enter the number of bits or blocks $= b$
3. Find the number of bits $=$
1. Calculate the number of bits or $b \cdot c = /b$
2. Calculate the number of bits or blocks $b =$ output
3. Output the number of bits or blocks
4. Stop.

Conclusion.

Post Lab Assignments .

- A record page consists of 100 blocks or contains 100 blocks of 8 bits each. How many bits or bytes or characters are there?
- For a record page of 32-bit rows, the following number of rows is used to access the data. (row or = 4 bits):
 - 1. How many blocks are there (row or s)?
 - 2. How many bytes are there?
- How many bytes are there in a record page?

Experiment No

Set and Associative Mapping

File: r... ro g... p... en s... ss oc... pp n g

- Objective:
- 1). To find the number of elements in our set and to find the power set of the set.
 - 2). To find the number of elements in the set and to find the power set of the set.

- References:
1. Chaitin, G.J., "The Limits of Mathematics", New York, Basic Books, 1975.
 2. Chaitin, G.J., "The Limits of Mathematics", New York, Basic Books, 1975.
 3. Chaitin, G.J., "The Limits of Mathematics", New York, Basic Books, 1975.

Theory:

Combination of the set and its power set is called as the Cartesian product of the set and its power set. The Cartesian product of the set and its power set is denoted by $S \times P(S)$. The Cartesian product of the set and its power set is denoted by $S \times P(S)$. The Cartesian product of the set and its power set is denoted by $S \times P(S)$.

The number of elements in the Cartesian product of the set and its power set is denoted by $|S \times P(S)|$. The number of elements in the Cartesian product of the set and its power set is denoted by $|S \times P(S)|$. The number of elements in the Cartesian product of the set and its power set is denoted by $|S \times P(S)|$.

For the set S , the Cartesian product of the set and its power set is denoted by $S \times P(S)$. The Cartesian product of the set and its power set is denoted by $S \times P(S)$. The Cartesian product of the set and its power set is denoted by $S \times P(S)$.

$$i = r \text{ odd}$$

$$\begin{aligned} \text{Here } j &= \text{number of blocks in } S \\ &= \text{no. of elements in } S \\ &= \text{elements in } S \end{aligned}$$

- Algorithm :
1. Enter the number of elements in the set =
 2. Enter the number of elements in the set = b
 4. Enter the number of elements in the set = c
 5. Calculate the number of elements = b/c
 6. Enter the number of elements in the set =
 7. Calculate the number of elements = /
 8. Calculate the number of elements = /
 9. Stop

Conclusion:

Post Lab Assignments :

1. Show how the association of the following data is organized or structured.
Character = 32 bits
Word = 2 bytes
Show the record structure and number of bytes.
2. A structure consists of 10 blocks. Word or character = 10 blocks
of 8 bytes each. How is the number or record or the structure of the data?

Experiment No 9


Design of Memory

Aim: To design a memory unit for a computer system.


Objective: To design a memory unit for a computer system.

- References:
1. C. H. R. Z. "Computer Organization", Prentice Hall, Englewood Cliffs, N.J.
 2. M. M. M. "Computer Organization and Architecture: Designing for Performance", Prentice Hall, Englewood Cliffs, N.J.

Theory: A memory unit is a collection of cells or locations which store data. It is connected to the system bus through address and data lines. The address lines are used to select a specific location in the memory, and the data lines are used to transfer data to and from that location.



A memory unit with 2^k words needs k address lines. The data input and output lines are n bits wide. The memory unit is connected to the system bus through address and data lines. The address lines are used to select a specific location in the memory, and the data lines are used to transfer data to and from that location.



Conclusion.

Post Lab Assignments:

- How many data inputs are required to store n words using m bits per word?
- How many data outputs are required to store n words using m bits per word?

Experiment No 1

Replacement Algorithm

Objective:

-) Know the process of replacement algorithm.
-) Know the types of replacement algorithms.
-) Know the types of replacement algorithms.

Objective:

The aim of this experiment is to study the replacement algorithm and to implement it.

References:

1. C. A. R. Hoare, "The locality of reference", *Communications of the ACM*, 1968.
2. D. E. C. Long, "The locality of reference", *Communications of the ACM*, 1968.

Theory:

The replacement algorithm is used to replace the pages in memory when a page fault occurs. It is based on the principle of locality of reference.

2. 855()-2-22(1)20(3)4(10(-)10(1(-)10() 22 o)-202 / 2(3)-22(18()4(c) 7

